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Abstract
The aim of this work is the study of switched-current and
voltage-mode memory cells in order to develop a model
including non-ideal effects such as charge injections, non-
linear capacitance and readout system influence. These
models will allow non-linearity control regard to surface,
speed and power criteria in digital dedicated submicrometer
technology. Such models lead to a memory cell optimization
in order to include it in an analog memory. The goal of our
work is to identify accuracy limits that can be reached with
minimum size architectures in a deep submicrometer
technology (0.25 µm) for both types of cells: voltage mode
and current mode. By studying operating phases of each cell,
we have developed theoretical models that include non-linear
effects.
I. INTRODUCTION
This work is focused on the Silicon Tracker detector for
CMS experiences. In the front-end chip the analog data's are
stored in an analog memory waiting the first level trigger
decision [1]. To preserve precisely the signal the memory
must be accurate; a good value for such memory is about 8 to
10-bit resolution. But the high-energy environment needs
low-power, radiation-hard and small area solutions. For
cheaper solutions single polysilicon submicrometer CMOS
technology are selected. So the new challenge is to develop
accurate analog memory in digital dedicated low voltage
CMOS Technologies.
By definition, an analog memory consists of several
thousands of channels of several hundreds of depth cells. The
study of these memories goes through memory cell
performance identification followed by the superposition of
random distribution of the characteristics due to a spatial
distribution of the cells. The cells have to be faithfully
reproducible, low-noise, of minimum area and power.
Power per cell and area per cell are critical points. In a
front-end chip as FILTRES [1] or APV the size of the analog
memory is about 1/4 to 1/3 of the total area. In fact a little
area increase for one cell is dramatic for all the circuit. A state
of the art on analog memories works show that the balance
between power and area can be achieved by using
submicrometer technologies. Moreover, such technologies can
be used in radiating environment. But the supply voltages are
reduced thus limiting the dynamic range of voltage-mode
signals. So an interesting alternative is the current mode
approach. Such memory cell is based on a second-generation
current copier [2] that introduce a feedback loop in the
acquisition phase implying lower non-linearity and for which
dynamic range is not intimately bound to power supplies.
These structures are fully compatibles with the new CMOS
submicrometer technologies dedicated to digital circuits.
Indeed, there are not limited (first approximation) by linearity
and hysteresis of storage capacitors, like in voltage-mode. In
this work the two approach (voltage and current) are studded
and than compared. With supply voltage down scaling, the
Non-linearity of the devices is a new limitation in the high
precision feasibility. The classical voltage storage cell is
greatly affected by the capacitor non-linear behavior and in
second order by the charge injections [3,4].
As stated above the dynamic range reduction impose that
the acceptable linearity deviation must be reduced for
preserving the accuracy before conversion into a digital form.
Our idea is to limit the non-linearity deviation of the static
characteristic below a fraction of the quantum resolution. It is
then important to related the non-linear characteristic with the
quantization noise power and decide to keep the power of the
harmonics lower then the quantization noise power.
To achieve such study we develop a polynomial model of
the static transfer characteristic using Taylor series
developments: y(x) = a0 +a1x + a2x2+a3x3 + ..., where the term
a0 is an offset a1 the small signal gain and all other coefficients
are the Non-Linear error terms. The coefficients are than
analyzed to control the Non-linearity effects. In the two
approaches we take into account the read out system which
has an important effects.
The aim of such a study is to propose an easy and accurate
model for a non-linearity quantitative analysis that allows to
obtained a non-linearity error NL less than half a quantum.
This analysis highlights the predominant factors that influence
the non-linearity. Such models allow optimized design for
minimum size of the cell, high speed, accurate and low-power
criteria.
II. NON LINEAR FORMALISM
Generally in an acquisition system the analog signal is
processed before it is converted into a digital form. If the
analog part must be transparent then his linearity deviation
from an ideal straight-line characteristic must be lower then
the quantification error “the quantum”. This statement set the















































This figure depicts a typical acquisition system with a
Sample and Hold cell in front of an ADC converter. FSX and
FSY express the full-scale swing of the variables X and Y
around their own quiescent point X0 and Y0 respectively. We
will assume that ideally FSY = FSADC where FSADC is the input
full-scale of the converter.
The static transfer function of the sample and hold cell is










 . The Non-Linearity error is then expressed by:
For general expressions of these two terms, we introduce
the reduced input variable m=x/X0 and normalize the output
signal to the small signal gain of the cell. It becomes for the
output signal:
As consequence the Non-Linearity term is expressed by:
For a sinusoidal input signal m(t)=Msin(Zt) with M[-
1,+1], the output signal becomes: y(m)|Y1sin(Zt)+
Y2sin(2Zt)+ Y3sin(3Zt). The output signal power can be
decomposed in the sum of the fundamental and of the
harmonic components power: P(y) = Pf + PNL
with: Pf = Y1
2/2 and PNL = (Y22 + Y32) /2 . The Total Harmonic
Distortion is then given by:
Assuming that HNL is a random variable with a probability
density p(m) expressed by 1/Sx(M2 – m2) for a sinusoidal
signal, one can calculate its standard deviation which is
related to the Non-Linear Harmonics power: PNL. With the
assumption that HNL is lower then q/k, the Non-Linear
Harmonic power PNL is limited by the quantization noise
power PQN as follows:
For an ADC the signal to noise ratio is given by SNRdB =
6,02N + 1,76. The THD is then limited by:
We have treated the special case k = 2 so the two most
important terms can be expressed as follows:
The table 1 shows relations between the ADC resolution
in bits, the Non-Linearity error (NL%) and the THD(dB)
allowed to the sample and hold cell under our assumption.
Table 1: Non-linearity error and THD related to the number of bits
III. VOLTAGE-MODE CELL STUDY
The input is modeled by an ideal voltage source and the
output by an ideal voltage buffer with infinite input
impedance. An additional parasitic capacitance is added to
model layout contribution.
The memory capacitor designed in a 0,25µm single
polysilicon technology is Non-Linear and expressed by:
The reduced variable m is defined around the quiescent
point VB:
Through the operating
phases the input voltage vIN is related to the output voltage
vOUT . The output signal takes the charges injection, the






Replacing all the previous terms in the expression of vOUT  and
using Taylor series we can obtain the final polynomial
expression:




































































































































The limitation imposed to NL and / or THD need to
control the coefficients. We can found three influence
parameters defined in the annexes:
¾ K0 is linked with the Non-Linearity of the capacitor Cmem
¾ DCG and COV) are linked to the size of the Write switch SWR
¾ Cp which influence the performance trough the term Cn/CT.
For a single poly memory capacitor, the write switch size
is of less importance. The major contribution of the Non-
Linearity comes from the memory capacitor. Figure 1 shows
the THD versus the nominal design value C
n
 of the memory
capacitor for various switch sizes. A 1pF memory capacitor
allows a precision of 8 bits (see Table 1).
Figure 1: THD versus C
n
 for various switch size
For an ideal constant capacitor  [C0=0], the major Non-
Linearity contribution comes from the charges injection
combined with switch size.















deviation term HNL as a function of Cn/Cp ratio. For a ratio
greater than 6 we can reach a precision better than 8 bits.




Figure 3: Effect of Cp on the Linear deviation
Measurements on a typical cell designed in the 0,25µm ST
Thomson technology are close from the model prediction and
simulations results. A Non-linearity error (NL) of 0,175%
(better than 8 bits, see Table 1) has been achieved for this cell
parameters:
¾ Cmem = 0,8pF
¾ SWR = (0,35/0,25)µm
¾ Area = 15x20µm2
IV. CURRENT-MODE CELL STUDY
The used cell is a second-generation current copier cell.
The input source is an ideal current source. The output current
buffer is modeled by a Thévenin model around the quiescent
point. Through the operating phases the input current iIN is







In this phase the input current sets the gate voltage vGacq. Using
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W: 0.35µm to 10µm 





















Through the three last operations phases (sampling,
storage and read-out) the output current expression becomes:
where we found the terms:
¾ 'VINJ relating the charges injected by the Sampling switch
¾ 'VO relating the charges injected through the CGD capacitor
from T
mem
¾ the channel length modulation term O from Tmem
¾ VDrd the drain voltage during read-out phase.
Replacing all the previous terms in the expression of iOUT
and using Taylor series we can obtain the final expression:
The limitation imposed to NL and / or THD need to
control the coefficients. We can found three influence
parameters defined in the annexes:
¾ *n is linked to the capacitors through the Kj terms
¾ (1+OV
D0
) is linked to O
¾ ZRD the impedance seen by the drain of Tmem.
For an input signal m(t)=Msin(Zt) with M[0,1], the
amplitude M acts on the Non-Linearity terms NL or THD. For
M=0,3 we can reach a precision of 8 or 9 bits. The figure 4
shows the relation between the Non-Linearity term NL% and
the memory capacitor C
mem
 for various sizes of T
mem
 (e.g. for




Figure 4: NL% as a function of C
mem
 and O
The modulation factor O will be reduced for larger
memorization transistor T
mem 
which do not need additional
capacitor C
mem
. So in figure 4 the first point for the transistor
with W/L = 50/5 is plotted without additional capacitance.
In the read-out phase, the output current buffer and the
read-out switch set the drain voltage.
The total small signal resistance seen by the memory
transistor is given by: ZRD = RDSON(RD) + ZRD0 the channel
resistance during the "ON" condition of the switch and the
input impedance of the output buffer respectively. Figure 5
shows the linearity deviation as a function of the input signal
m for various ZRD. On the top there are model results, on the
bottom there are simulation results.
Figure 5: Effect of ZRD on the Linear deviation
The more we reduce ZRD, the more we reduce the Non-
Linearity error NL and THD. The differences between model
and simulation are du to the RDSON variation over the full-scale
input range of m as plotted in figure 6.
Figure 6: Switch "ON" resistance
Measurements on a typical cell designed in the 0,25µm ST
Thomson technology are close from the model prediction and
simulations results. A Non-linearity error (NL) of 0,186%
(better than 8 bits, see Table 1) has been achieved for this cell
parameters:
¾ Cmem = 0,6pF
¾ SWR = (2,5/0,25)µm
¾ Tmem = (5/0,5)µm
¾ Area = 15x25µm2




















W/L=50/5    
W/L=10/1    
W/L=5/0.5   
W/L=2.5/0.25
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We have analyzed the non-linear static transfer function of
the two types of analog memory cells. The resulting models
help the designer to reach a resolution of 8 to 10 bits in a
Deep submicrometer digital dedicated CMOS technology. A
prototype circuit has been developed and very close results
between measurement and model prediction have been
achieved. For the voltage mode we obtain 8 bits resolution
with a 0,8pF capacitance and a 300µm2 area. For the current
mode we obtain also 8 bits resolution with a 0,6pF
capacitance and a 370µm2 area.
The comparison of the two approaches will give similar
possibility. But for the voltage mode the capacitance non-
linearity will be in the future smaller technologies more
restrictive. Furthermore with reduced supply voltage the
voltage approach seems to be a poor solution.
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